This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
□ OTHER:

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/897,574	07/02/2001	Kenichi Kawaguchi	10873.744US01	1221
7590 08/19/2004			EXAM	INER
Merchant & Gould P.C.			HUYNH, KIM T	
P.O. Box 2903	MN 55402-0903		ART UNIT	PAPER NUMBER
Minneapons, N	MIN 33402-0703		2112	· · · · · · · · · · · · · · · · · · ·
			DATE MAILED: 08/19/200	4

Please find below and/or attached an Office communication concerning this application or proceeding.

1 1	Appli	cation No.	Applicant(s)			
Office Action Summary		97,574	KAWAGUCHI, KENICHI			
		iner	Art Unit			
		. Huynh	2112			
The MAILING DATE of this co Period for Reply	mmunication appears o	n the cover sheet v	vith the correspondence address			
A SHORTENED STATUTORY PER THE MAILING DATE OF THIS COM - Extensions of time may be available under the pr after SIX (6) MONTHS from the mailing date of the - If the period for reply specified above is less than - If NO period for reply is specified above, the max - Failure to reply within the set or extended period Any reply received by the Office later than three elearned patent term adjustment. See 37 CFR 1.7	MUNICATION. by isions of 37 CFR 1.136(a). In its communication. thirty (30) days, a reply within thimum statutory period will apply a for reply will, by statute, cause the nonths after the mailing date of the statute.	no event, however, may a e statutory minimum of th and will expire SIX (6) MC e application to become a	reply be timely filed irty (30) days will be considered timely. NTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).			
Status						
1) Responsive to communication	Responsive to communication(s) filed on <u>05 May 2004</u> .					
2a) This action is FINAL .	2b)⊠ This action					
	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the	practice under Ex parte	e Quayle, 1935 C.	D. 11, 453 O.G. 213.			
Disposition of Claims						
4) Claim(s) 1-14 is/are pending is 4a) Of the above claim(s) 5) Claim(s) is/are allowed 6) Claim(s) 1-14 is/are rejected. 7) Claim(s) is/are objected. 8) Claim(s) are subject to	_ is/are withdrawn fron					
Application Papers						
9) The specification is objected to 10) The drawing(s) filed on 02 July Applicant may not request that an Replacement drawing sheet(s) in 11) The oath or declaration is objective.	v 2001 is/are: a)⊠ acc ny objection to the drawing cluding the correction is re	g(s) be held in abey equired if the drawir	ance. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119						
12)⊠ Acknowledgment is made of a a)⊠ All b)□ Some * c)□ Non 1.⊠ Certified copies of the p 2.□ Certified copies of the p	e of: priority documents have priority documents have propies of the priority doc prinational Bureau (PCT) per action for a list of the	e been received. e been received in cuments have been r Rule 17.2(a)).	Application No en received in this National Stage			
Attachment(s)						
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing R	eview (PTO-948)	Paper N	v Summary (PTO-413) o(s)/Mail Date			
Information Disclosure Statement(s) (PTO-Paper No(s)/Mail Date	1449 or PTO/SB/08)	5) Notice of Other:	f Informal Patent Application (PTO-152)			

Art Unit: 2112

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1-14 are rejected under 35 U.S.C. 102(e) as being anticipated by Bauman et (US Patent 6,189,078)

As per claims 1, 6 Futral discloses a data transfer apparatus comprising:

- An associative memory (fig.5, 54) connected between a system bus (fig.5,
 62) and a local bus(fig.5, 56); and
- A controller for controlling data input/output of the associative memory;
 (col.4, lines 12-19)
- Wherein the controller fetches an address and data that are transferred between devices on the system bus so as to duplicate and store them in the associative memory, accepts a data transfer request from the local bus and, when an address from which the data is transferred indicated by the data transfer request is contained in the address stored in the associative memory, reads out corresponding data from the associative memory so as to transfer it to the local/system bus. (col.5, lines 11-55)

Art Unit: 2112

As per claims 2, 7, Futral discloses wherein if it is detected that a write cycle of writing a data from one device to another device is generated on the system bus, the controller fetches the address and the data that are transferred between the devices so as to duplicate and store them in the associative memory. (col.5, lines 4-13)

As per claims 3,8, Futral discloses wherein the controller monitors a data output enable signal line of at lest one device controller on the system bus and, when the data output enable signal line is asserted, fetches the address and the data that are transferred on the system bus so as to duplicate and store them in the associative memory. (col.5, lines 36-55)

As per claims 4,9, Futral discloses wherein the controller monitors a data output strobe signal line of at least one device controller on the system bus and, when the data output strobe signal line is asserted, fetches the address and the data that are transferred on the system bus so as to duplicate and store them in the associative memory. (col.5, lines 14-55)

As per claims 5, 10, Futral discloses wherein when the address from which the data is transferred indicated by the data transfer request accepted from the local bus is not contained in the address stored in the associative memory, the controller stores a data effective information indicating the address in which a transfer operation has not been completed in response to the data transfer request in a second associative memory, fetches the address and the data that are transferred between the devices on the system bus and, if the fetched

Art Unit: 2112

address is the address indicated by the data effective information, transfers it to the local bus as data corresponding to the data transfer request. (col.4, line 41-col.5, line 13)

As per claim 11, Futral discloses a data transfer apparatus comprising:

- An associative memory (fig.5, 54) connected between a system bus(fig.5,
 62) and a local bus(fig.5, 56); and
- A controller for controlling data input/output of the associative memory;
 (col.4, lines 12-19).
 - Wherein the controller fetches an address and data that are transferred between devices on the system bus so as to duplicate and store them in the associative memory, fetches an address and a data that are transferred between devices on the local bus so as to duplicate and store them in the associative memory, accepts a data transfer request from the local bus and, when an address from which the data is transferred indicated by the data transfer request is contained in the address stored in the associative memory, reads out a corresponding data from the associative memory so as to transfer it to the local bus, accepts a data transfer request from the system bus and, when an address from which the data is transferred indicated by the data transfer request is contained in the address stored in the associative memory, reads out corresponding data from the associative memory so as to transfer it to the system bus. (col.5, lines 14-55)

Art Unit: 2112

As per claim 12, Futral discloses a data transfer method for controlling data input/output between a system bus and a local bus the method comprising:

A buffering operation of fetching an address and data that are transferred between devices on the system bus so as to duplicate and store them; and (col.4,lines 50-61), (col.3, lines 43-62)

An operation of accepting a data transfer request from the local bus and, when an address from which the data is transferred indicated by the data transfer request is contained in the address stored in the buffering operation, reading out corresponding data so as to transfer it to the local bus. (col.4, lines 41-61), (col.3, lines 43-62)

As per claim 13, Futral discloses a data transfer method for controlling data input/output between a system bus and a local bus, the method comprising:

- A buffering operation of fetching an address and data that are transferred between devices on the local bus so as to duplicate and store them; and (col.4, lines 41-61), (col.3, lines 43-62)
- An operation of accepting a data transfer request from the system bus and, when an address from which the data is transferred indicated by the data transfer request is contained in the address stored in the buffering operation, reading out corresponding data so as to transfer it to the system bus. (col.4, lines 41-61), (col.3, lines 43-62)

As per claim 14, Futral discloses a data transfer method for controlling data input/output between a system bus and a local bus, comprising:

Art Unit: 2112

 A first buffering operation of fetching an address and data that are transferred between devices on the system bus so as to duplicate and store them; (col.4, lines 41-61), (col.3, lines 43-62)

Page 6

- A second buffering operation of fetching an address and data that are transferred between devices on the local bus so as to duplicate and store them; (col.4, lines 41-61), (col.3, lines 43-62)
- A first data transfer operation of accepting a data transfer request from the local bus and, when address from which the data is transferred indicated by the data transfer request is contained in the address stored in the first buffering operation, reading out corresponding data so as to transfer it to the local bus; and (col.4, lines 41-61)
- A second data transfer operation of accepting a data transfer request from
 the system bus and, when an address from which the data is transferred
 indicated by the data transfer request is contained in the address stored in
 the address stored in the second buffering operation, reading out
 corresponding data so as to transfer it to the system bus. (col.4, lines 4161)

Response to Amendment

3. Applicant's amendment filed on 5/5/04 have been fully considered but are moot in view of the new ground(s) of rejection.

Art Unit: 2112

a. In response to applicant's argument that Bauman does not teach or suggest that data is transferred between devices on the system bus. However, as Futral notes at col.3, lines 45-62, discloses DMA accesses data stored in a memory 38, operating as programmed by destination i/o adapter. Once the data is accessed, it is transferred to the destination i/o adapter. The memory controller received commands and data and transmits data over primary bus.

Conclusion

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kim Huynh whose telephone number is (703)305-5384 or via e-mail addressed to [kim.huynh3@uspto.gov]. The examiner can normally be reached on M-F 8:30AM- 6:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on (703) 305-4815 or via e-mail addressed to [mark.rinehart@uspto.gov]. The fax phone numbers for the organization where this application or proceeding is assigned are (703)872-9306 for regular communications and After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)306-5631.

Kim Huynh

August 12, 2004

WARK H. RINEHART SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100